

*Claim*

---

- 1        1.        A sigma delta circuit comprising:
- 2                    a sigma delta modulator configured to operate according to a first clock
- 3        signal; and
- 4                    a quantizer connected to the sigma delta modulator and configured to operate
- 5        according to a second clock signal.
- 

- 1            2.        A sigma delta quantizer circuit according to Claim 1, wherein the sigma
- 2        delta modulator is further configured to operate at a fixed output frequency of transitions
- 3        under one set of circumstances, and to operate at a variable frequency under another set
- 4        of circumstances.
- 

- 1            4.        A sigma delta circuit according to Claim 1, wherein the sigma delta
- 2        quantizer element is configured to operate at a variable clock frequency such that for
- 3        small input signals a fixed frequency of output transition is produced and for large input
- 4        signals a possibly variable output frequency of edges is produced
- 

- 1            5.        A sigma delta circuit according to Claim 1, wherein the second clock
- 2        signal that determines the output frequency of transitions is a variable clock signal.
-